Quad SPI-3 to SPI-4 Link Layer
Lattice Semiconductor
Bridge Core User’s Guide
Table 4. Signal De?nitions for Quad SPI-3 to SPI-4 Link Bridge Solution I/O (Continued)
Signal Name
ATDCLKP
ATDCLKN
ATSTAT[1:0]P
ATSTAT[1:0]N
ATSCLKP
ATSCLKN
TSTAT[1:0]A
TSCLKA
Direction
Output
Input
Input
Input
Input
Description
Differential TXA clock signal
LVDS Status Input
LVDS Status Input clock
LVTTL Status Input
LVTTL Status Clock Input
ORSPI4 Embedded Core Control, Global I/O and FPGA Con?guration I/O 3
1. The signals listed here are required for a single SPI-3 interface. The signals should be replicated for each additional SPI-3 Interface instan-
tiation.
2. The signals listed here are required for the SPI-4 interface A (signal names are prefaced with the letter “A”). Please refer to the ORSPI4
Data Sheet for additional information on con?guring the SPI-4 interface for speci?c applications.
3. Please refer to the ORCA Series 4 FPGA Data Sheet and the ORSPI4 Data Sheet for information on the various con?guration options.
Table 5. Signal De?nitions for Quad SPI-3 to SPI-4 Link Bridge Solution - FPGA/Embedded ASB Interface
(Internal to ORSPI4 Device)
Signal Name
Transmit Interface Signals
SPIA_RX32_CLKx
RX_D[31:0]
RX_D[32]
RX_D[33]
RX_D[37:34]
RX_D[38]
RX_D[39]
RX_FIFO_EMPTY
RX_A[2:0]
RX_RE
Transmit Status Signals
RX_PSS_CLK
RX_EXT_STATUS_EN
RX_PORT_STATUS[1:0]
RX_FPGA_PORTID[7:0]
RX_PSS_WE
Receive Status Signals
ATREFCLK
TX_SPI_CLK
TX_PORT_ID[7:0]
TX_BKP
TX_STAT[1:0]
Receive Interface Signals
SPIA_TX32_CLKx
TX_D[31:0]
FPGA Direction
Output
Input
Input
Input
Input
Input
Input
Input
Output
Output
Output
Output
Output
Output
Output
Input
Output
Input
Input
Input
Output
Output
Description
Read Clock to DPRAM Bank 0
Read Data from DPRAM Bank 0
SOP Indicator from DPRAM Bank 0
EOP Indicator from DPRAM Bank 0
Byte Valid Indicator from DPRAM Bank 0
Error Indication for Read Data
Port ID Indicator (RSX in SPI-3)
FIFO Empty Flag from DPRAM Bank 0
Read Address to DRPAM Bank 0
Read Enable to DPRAM Bank 0
Write Clock to PSS Memory
Indicates Valid Status
2-bit status for Port speci?ed by TX_Port_ID
Address of Port for which Status is provided
Write Enable to PSS Memory
SPI-4 Transmit Reference Clock
SPI-3 Transmit Clock
Address of Port for which Status is provided
SPI-4 Backpressure to FPGA
Status of Port speci?ed by TX_PORT_ID
Write Clock to DPRAM Bank 0
Write Data to DPRAM Bank 0
11
相关PDF资料
SPN02SVBN-RC CONN JUMPER SHORTING 2MM GOLD
SPN02SVEN-RC CONN JUMPER SHORTING 2MM GOLD
SPN02SXCN-RC CONN JUMPER SHORTING 2MM GOLD
SPT711XPFCE CARD TELEPHONY FARM CRD 711X
SPUSB1AJT SURGE SUPPRESOR USB 12OHM SC70-6
SR-5H-6.3A-BK FUSE 6.3A 250VAC RADIAL SLOW
SR1K20M155X VARISTOR 20VRMS W/RFI SUPP RAD
SRP120LF POLYSWITCH PTC RESET 1.2A STRAP
相关代理商/技术参数
SPI-333-34AB 制造商:SANYO Semiconductor Co Ltd 功能描述:
SPI-335-34 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Ultraminiature photoreflector (single-transistor type)
SPI-336-99-T1 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:Ultraminiature photoreflector supporting reflow soldering Single transistor type
SPI3501UH 制造商:SPI 制造商全称:SPI 功能描述:350 Watts EPS12V 1U Switching Power Supply
SPI3501UH-B204 制造商:Sparkle Power Inc 功能描述:POWER SUPPLY,SWITCHING,ENCLOSED,1U,350 WATT,ATX/EPS,PFC,(2)1
SPI350ACA8 制造商:SPI 制造商全称:SPI 功能描述:350 Watts, ATX Switching Power Supply
SPI350ACAG 制造商:SPI 制造商全称:SPI 功能描述:350 Watts ATX12V 2.3 Switching Power Supply Meet 2010 ErP
SPI350GLN 制造商:Sparkle Power Inc 功能描述:POWER SUPPLY,SWITCHING,ATX,350 WATT,ATX12V 2.2,PFC,(2)12VDC@